Design Verification Manager

7 years

0 Lacs

Posted:1 day ago| Platform: Linkedin logo

Apply

Work Mode

On-site

Job Type

Full Time

Job Description

Design Verification Manager


We need an experienced DV lead/manager to verify IP/SoC using System Verilog/UVM


Exposure to various interface IP like I2C/SPI/UART/USB/NVM/PCIe; Buses AXI/AHB/APB; ARM based SoC designs is needed.


Skills:

  • Overall 7+ years industry experience with 5+ years in Design Verification using System-Verilog/C/UVM.
  • Generic knowhow on Digital Design and Verification methodologies.
  • Experience in System Verilog/UVM based IP/SoC verification using advanced technologies.
  • Good understanding of Constraint based Random verification; VIP coding; Test Plan design; Test cases coding; Coverage strategies and measurement
  • Proficient in EDA tools used for Design Verification (e.g. Cadence/Mentor/Synopsys simulation suites; Verilator).
  • Working knowledge of Unix, Linux and SKILL, Shell/Python Script ability.
  • Quick learner with excellent interpersonal, verbal/written communications, problem solving and decision-making skills


Traits:

  • Adaptable, Flexible, Global Approach/Synthesis, creative and capable of working independently as well as a team player. Should have a strong sense of urgency.
  • Solutions orientation; Quality driven; Execution minded

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now

RecommendedJobs for You

Bengaluru, Karnataka, India

Bengaluru, Karnataka, India