Posted:1 month ago|
Platform:
On-site
Full Time
Job Description: Seeking a highly motivated and innovative verification engineer with strong theoretical and practical background in high-speed data recovery circuits. Working as part of a highly experienced mixed-signal design team, the candidate will be involved in verifying current and next generation Backplane Ethernet, PCIe, SATA, and USB products. The position offers an excellent opportunity to work with an expert team of digital, analog and mixed signal engineers responsible for delivering high-end mixed-signal designs. Job Responsibilities: Modifying/using the existing UVM and VMM SystemVerilog testbenches to co-simulate mixed signal designs in both analog and digital coexist environment Analyzing/verifying the functionalities of high speed SERDES Defining and tracking verification testplans Debugging simulation failures in both analog and digital domains Creating top level analog testbenches for SERDES Job Requirements: BTech/MTech plus at least 7 years of digital design and verification experience in the industry. Candidates should have experience writing scripts in languages such as Perl, Python and Unix shell. The ideal candidate would be familiar with Verilog and SystemVerilog. Show more Show less
Synopsys Inc
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Practice Python coding challenges to boost your skills
Start Practicing Python NowHyderabad, Telangana, India
Salary: Not disclosed
Hyderabad, Telangana, India
Salary: Not disclosed
Bengaluru / Bangalore, Karnataka, India
4.0 - 8.0 Lacs P.A.
Hyderabad, Telangana, India
Salary: Not disclosed
Hyderabad, Telangana, India
Salary: Not disclosed
Hyderabad, Telangana, India
Salary: Not disclosed
Hyderabad, Telangana, India
Salary: Not disclosed