Work from Office
Full Time
#Hiring FPGA Design Engineer Exp-5- 8Years Notice Period- 0 to 15Days Location- Bangalore Job Description: RTL and FPGA design, implementation, and timing closure using Xilinx & Synopsys development tools. Bring up and validate the design in the lab and generate test reports. Perform hardware validation tasks and debug IPs. Read, understand, and modify software drivers and scripts. Skills RTL Design & FPGA Implementation: Verilog, System Verilog, Vivado , ISE, Synplify, Design Compiler FPGA Platforms: Xilinx 7-series, Ultrascale/Ultrascale+, Zynq Toolchain Expertise: Xilinx Vivado, Synopsys DC/PT, ModelSim, VCS Hardware Validation: Bitstream generation, on-board debugging, performance tuning Lab Equipment: Oscilloscopes, logic/protocol analyzers, JTAG debuggers Software & Scripting: C, C++, Python, Perl, TCL, Bash Operating Systems: Linux (device driver understanding), embedded systems Interested candidates share your resume to sreeja.s@sasnee.com ,
Prolegion
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Bengaluru
6.0 - 10.0 Lacs P.A.
Surat, Gujarat, India
Experience: Not specified
Salary: Not disclosed
Bengaluru
10.0 - 14.0 Lacs P.A.
15.0 - 19.0 Lacs P.A.
Bengaluru
10.0 - 14.0 Lacs P.A.
14.0 - 19.0 Lacs P.A.
9.0 - 13.0 Lacs P.A.
Chennai, Bengaluru
50.0 - 70.0 Lacs P.A.
5.0 - 12.0 Lacs P.A.
Bengaluru
4.0 - 7.0 Lacs P.A.
