Home
Jobs

Sr DFT Engineers & Managers - SOC Designs

7 - 12 years

20 - 30 Lacs

Posted:17 hours ago| Platform: Naukri logo

Apply

Work Mode

Remote

Job Type

Full Time

Job Description

Sr DFT Engineers and Managers - location remote any where in India

Job Summary

Our clients Arasan Chip Systems (www.arasan.com) based in US are seeking for their India Development Center Senior and Experienced DFT Engineer with 68 years of hands-on expertise in Design-for-Test methodologies and implementation for complex SoC designs. The candidate will be responsible for developing and integrating DFT architectures, driving ATPG and MBIST flows, and working closely with RTL design, physical design, and test teams to ensure high test coverage and silicon readiness.

Key Responsibilities

  • Define and implement DFT architecture for digital IP and SoCs.
  • Insert and verify scan chains, boundary scan (JTAG), and test points.
  • Develop and run ATPG and MBIST for various memory instances.
  • Generate and validate test patterns (stuck-at, transition, path delay).
  • Collaborate with RTL, synthesis, and physical design teams to ensure DFT integration and timing closure.
  • Participate in silicon bring-up and ATE support.
  • Support internal reviews, audits, and DFT documentation.

Skills

  • Strong experience with industry-standard DFT tools (Mentor Tessent, Synopsys DFTMAX, Cadence Modus, etc.).
  • Hands-on experience in scan insertion, ATPG, MBIST, boundary scan, and test compression techniques.
  • Familiarity with ATE pattern generation and silicon debug flows.
  • Solid understanding of RTL/gate-level simulation, synthesis, STA, and timing-aware DFT flows.
  • Proficiency in scripting languages (TCL, Perl, Python) for automation.
  • Excellent analytical and problem-solving skills.

Qualifications

  • B.E/B.Tech or M.E/M.Tech in Electronics, Electrical, or related field.
  • 6–8 years of relevant experience in DFT for ASIC/SoC design.

Preferred

  • Exposure to low-power DFT methodologies (UPF/CPF flows).
  • Prior experience with automotive or high-speed PHY IP integration is a plus.
  • Knowledge of IEEE standards (1149.1, 1500, 1687).

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now

RecommendedJobs for You

Hyderabad/Secunderabad, Bangalore/Bengaluru