Home
Jobs

Senior RTL Design Engineer, Core IP, Silicon

10 - 15 years

8 - 13 Lacs

Posted:3 days ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

Minimum qualifications:
  • Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience.
  • 10 years of work experience in RTL design.
  • Experience with ASIC design methodologies for clock domain checks and reset checks.
  • Experience in RTL coding using System Verilog/Verilog.

Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering or Computer Science.
  • Experience in area, power and performance design optimization.
  • Experience implementing Machine Learning Accelerators, Camera ISP image processing IP, or other multimedia IPs such as Display or Video Codec.
  • Experience in scripting languages, C/C++ programming and software design skills.
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google's mission is to organize the world's information and make it universally accessible and useful. Our Devices & Services team combines the best of Google AI, Software, and Hardware to create radically helpful experiences for users. We research, design, and develop new technologies and hardware to make our user's interaction with computing faster, seamless, and more powerful. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, the Devices & Services team is making people's lives better through technology.
Responsibilities
  • Provide microarchitecture definition for Core IP hardware designs and subsystem/ASIC top-level integration.
  • Define and develop Register-Transfer Level (RTL) implementations that meet engaged power, performance and area goals.
  • Perform RTL coding, function/performance simulation debug and Lint/CDC/FV/UPF checks. Participate in synthesis, timing/power closure, and FPGA/silicon bring-up.
  • Participate in test plan and coverage analysis of the sub-system and chip-level verification.
  • Create tools/scripts to automate tasks and track progress. Work with multi-disciplined and multi-site teams in RTL design, verification, or architecture/micro-architecture planning.

Mock Interview

Practice Video Interview with JobPe AI

Start Machine Learning Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now
Google
Google

Technology

Mountain View

RecommendedJobs for You