Home
Jobs

Senior Engineer - Memory Design Validation

6 - 10 years

8 - 12 Lacs

Posted:17 hours ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Contribute/Lead towards Memory Design Validation of SRAM, Multi-Ports, Register File, TCAM, and ROM memory compilers as well as custom macros in 2nm and other cutting edge process technologies
Job Description
  • Contribute/Lead towards Memory Design Validation of all types of custom memory macros and memory compilers
  • Perform functional verification, root cause design discrepancies, and help resolve them
  • Perform signal integrity analysis, identify design weaknesses, and propose possible solutions to address them
  • Perform transistor level simulations to check for any Power Up or Lock up issues and help resolve them
  • Perform EM/IR analysis/simulations and evaluate impact on timing and internal margins
  • Perform transistor level simulations to validate timing and internal margins, identify timing characterization holes, and help resolve them
  • Perform various QA and validation checks to ensure accurate timing and power models
  • Develop scripts to automate verification flow and data analysis
  • Support silicon debugs and correlation to spice models
  • Coordinate with memory design leads, modelling leads, and managers to define and execute on the memory validation plan
Skill Sets
  • Strong expertise in development of memory macros of all types and architectures
  • Strong understanding of transistor level circuit behavior and analysis
  • Good understanding of the layout and their related challenges in sub nanometer process technologies
  • Good understanding of signal integrity, EM/IR, and reliability analysis
  • Good understanding of memory behavioral and physical models
  • Good understanding of DFT Schemes and chip level integration
  • Proficient in running transistor level simulators, writing automation scripts, and are tools savvy
  • Complete hands on experience in using Cadence schematic/layout editor tools
  • Complete hands on experience with transistor level simulators, Monte Carlo variation analysis, waveform viewer tools such as; HSPICE, HSIM, XA, FineSim, XARA, nWave, waveform viewer, etc..
  • Experience in Skill/Perl/Python Scripting is a strong plus
  • Good communication, interpersonal, and leadership skills
  • Good debugging skills, problem solving and logical reasoning skills
  • Motivated, self-driven and good at multi-tasking
.

Mock Interview

Practice Video Interview with JobPe AI

Start Technical Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now
VMware
VMware

Cloud Computing, Virtualization Software

Palo Alto

30,000 Employees

19 Jobs

    Key People

  • Raghu Raghuram

    CEO
  • Zane Rowe

    CFO

RecommendedJobs for You

Hyderabad, Chennai, Bengaluru