Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Home

Jobs

Home
>
Jobs in Bengaluru
>
Mettlesemi
>
LEAD SOC DESIGN VERIFICATION/EMULATION ENGINEERS

LEAD SOC DESIGN VERIFICATION/EMULATION ENGINEERS

Mettlesemi

6 - 11 years

8 - 13 Lacs

Bengaluru

Posted:1 month ago| Platform:

Apply

Skills Required

Computer science PDF Power management SOC Verilog Ethernet System verilog PCIE Silicon UVM

Work Mode

Work from Office

Job Type

Full Time

Job Description

Job Category: Design Verification Job Type: Full Time Job Location: Bangalore Requirements: Bachelor s / Master s degree in Electrical Engineering or Computer Science with 6+ years of relevant experience Verilog / System Verilog based verification experience at Subsystem and Full chip level. Experience with digital system based on AMBA Bus protocols like ACE/AXI/AHB/APB or similar complexity bus protocols. Experience with System Verilog Assertions with industry standard tools a plus Experience with SOC bot flow, clocking and platform bring up in Emlators or Silicon Desired Experience with Low Power Verification and power management flows. Experience with RTL, GLS level simulations Knowledge and experience working on PCIE/Ethernet and other HSIO desired Experience in UVM/OVM based methodology Development. Responsibilities: Be part of a team to verify complex system on a chip designs. Interact with design engineers to identify important verification scenarios. Create and enhance constrained-random verification environments using UVM/Sytem Verilog Create complex C/SV tests using reusable test libs Team player and mentor who is self-driven, motivated and guides a team of junior engineers Responsible for quality and timeliness of the team output

More Jobs at Mettlesemi

LEAD SOC DESIGN VERIFICATION/EMULATION ENGINEERS

Bengaluru

6 - 11 yrs

INR 8 - 13 Lacs

DFT ENGINEER

Bengaluru

6 - 11 yrs

INR 8 - 13 Lacs

SENIOR CHIP DESIGN ENGINEER

Bengaluru

6 - 11 yrs

INR 8 - 13 Lacs

Validation and Embedded Engineers

Bengaluru

5 - 10 yrs

INR 7 - 12 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

Mettlesemi

4 Jobs

Login to

Please Verify Your Phone or Email

Confirm Action

Search

Profile

Upskill and Grow with AI

LEAD SOC DESIGN VERIFICATION/EMULATION ENGINEERS