Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Jobs

Interviews

Home
>
Jobs in Bengaluru
>
Qualcomm
>
STA/Timing Methodology Engineer (Senior/Lead/Staff)

STA/Timing Methodology Engineer (Senior/Lead/Staff)

Qualcomm

2 - 7 years

4 - 9 Lacs

Bengaluru

Posted:2 weeks ago| Platform:

Apply

Skills Required

sta python timing analysis perl tcl technical writing physical design cts primetime hardware engineering lvs rtl floorplan javascript staffing physical verification signal integrity floor planning drc timing closure pnr gds scripting languages

Work Mode

Work from Office

Job Type

Full Time

Job Description

Job Area: Engineering Group, Engineering Group > Hardware Engineering
General Summary:
As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements. Minimum Qualifications:

Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.

OR
Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.

OR
PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.Overview Experienced STA/Timing Engineer with 3-10 Years of hands-on experience on timing sign off/convergence for complex SOCs. Ability to start immediately on timing analysis/sign-off with PD/Methodology teams across multiple sites and different technology nodes.
:

STA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs.

Timing analysis, validation and debug across multiple PVT conditions using PT/Tempus.

Run Primetime and/or Tempus for STA flow optimization and Spice to STA correlation.

Evaluate multiple timing methodologies/tools on different designs and technology nodes.

Work on automation scripts within STA/PD tools for methodology development.

Good Technical writing and Communication skills. Willing to work in cross-collaborative environment.

Experience in design automation using TCL/Perl/Python.

Familiar with digital flow design implementation RTL to GDS ICC, Innovous , PT/Tempus

Familiar with process technology enablementCircuit simulations using Hspice/FineSim, Monte Carlo.

Education B.Tech or MTech/MS in Electrical/Electronics/Microelectronics/VLSI. Preferred Qualification/Skills

Strong expertise in STA timing analysis basics, AOCV/POCV concepts, CTS, defining and managing timing constraints, Latch transparency handling, 0-cycle, multi-cycle path handling.

Hands-on experience with STA tools - Prime-time, Tempus

Have experience working on timing convergence at Chip-level and Hard-Macro level.

In-depth knowledge crosstalk noise, Signal Integrity, Layout Parasitic Extraction, feed through handling,

Knowledge of ASIC back-end design flows, methods, and tools (ICC2, Innovus)

Knowledge of Spice simulation Hspice/FineSim, Monte Carlo. Silicon to spice model correlation.

Proficient is scripting languages – TCL, Perl, Python

Basic knowledge of device physics

More Jobs at Qualcomm

Infrastructure Administrator

Bangalore Rural, Bengaluru

9 - 13 yrs

INR 25 - 40 Lacs

Auto Embedded Dev (Audio) - Engineer

Bengaluru

1 - 5 yrs

INR 10 - 14 Lacs

Senior Engineer-perf/ML/Python/C++

Hyderabad

1 - 5 yrs

INR 12 - 17 Lacs

Sr Lead Engineer- Power

Hyderabad

4 - 9 yrs

INR 17 - 22 Lacs

Export Compliance Specialist

Bengaluru

2 - 5 yrs

INR 11 - 16 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now

Qualcomm

Technology

San Diego

Login to

Please Verify Your Phone or Email

Confirm Action

Search

Profile

Upskill and Grow with AI

STA/Timing Methodology Engineer (Senior/Lead/Staff)