Job Responsibilities
- Conduct ESD/LUP research and experiments to investigate how to design-in the best ESD and latch-up design and layout solutions that minimize product defects due to electrostatic discharge (ESD) or latch-up (LUP) events.
- Design ESD test structures to fully evaluate the high current and voltage properties of the ESD IO, input or power clamps circuits.
- Assess the fundamental ESD properties of each type of ESD circuit elements, from active diffusions to BEOL metal layers, by wafer level transmission line pulse (TLP and vf-TLP) measurements to develop on-chip protection from ESD and or LUP events.
- Analyze ESD and latch-up (LUP) test structure data and generate ESD/LUP design rules and Guidelines.
- Develop and expand the ESD and latch-up circuit models based of the measured ESD data.
- Supervise and arrange full-chip ESD design review process (Schematic and Pathfinder analysis) for each design prior to tapeout.
- Apply Pathfinder type ESD current density and resistance verification tool to ensure full die layout meet all ESD design rule requirements.
- Manage and coordinate first silicon ESD and latch-up design validation tests and perform root cause ESD and LUP analysis, as necessary, to ensure that product meets Micron s minimum qualification requirements.
- Continually improve product design and reliability by introducing innovative ESD designs.
Successful candidates for this position will have:
- A strong knowledge of advanced semiconductor device physics, including deep submicron CMOS devices.
- A good understanding of state-of-the-art CMOS process technology and electrical circuit analysis.
- Experience in Cadence design tools for design, layout, and verification tools.
- Hands-on experience in ESD characterization analysis using wafer level transmission line pulse (TLP) test equipment.
- Experience waveform generators, oscilloscopes, source/measure units, Agilent and/or Keithley parametric analyzers/testers, and impedance analyzers.
- Familiarity with ESD analysis tools like PERC or PathFinder or similar software tools.
- Strong data analysis skills are required to extract the high current ESD properties and develop ESD/Latch-up design rules for critical ESD circuits.
- Strong oral and written communication skills are required to provide ESD/LUP technical leadership with diverse worldwide teams in Design, Product Engineering, R&D characterization, and Quality Assurance teams.
Minimum Qualifications:
- A BS Electrical Engineering, Microelectronics, or related discipline with 3-5 years of experience, OR
- A MS in Electrical Engineering, Microelectronics, or related discipline with 2 years of experience, OR
- A Ph.D. in Electrical Engineering, Microelectronics, or related discipline.
Preferred Qualifications:
- An MS/Ph.D. in Electrical Engineering, Microelectronics, or related discipline, with 8+ years of experience.
To request assistance with the application process and/or for reasonable accommodations, please contact hrsupport_india@micron.com
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert : Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidates true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.