Design and Verification Engineer

5 - 10 years

1 - 2 Lacs

Posted:2 days ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

Exp 5-10 yrs

NP: Immediate to 45 days

Location : Pune/Bangalore

Contract role

Skills : system Verilog, PCIe, Ethernet, verification

JD:

You will implement simulation testbenches, low power simulation setup, assembly/C language diagnostics, assertion checkers or coverage monitors to meet target verification goals.

You will also assist with developing test-plans, debugging failures and analyzing coverage information.

Must have excellent knowledge of computer architecture and design verification fundamentals

Must have experience with Verilog and popular EDA simulation, System Verilog assertions and testbench methodologies

Must have experience in developing complex test bench in System Verilog using OVM/UVM methodology

Hands-on experience in AMBA protocol, PCIe MAC, USB MAC, Bluetooth MAC, Wifi 802.11 MAC layer protocol

Experience in Low Power Simulation/UPF setup, debug low power simulation failures.

Exposure to scripting languages like Perl, Unix shell or similar languages

Good to have some experience with assembly language programming required

Excellent written and oral communication skills necessary.

Interested candidates can send me your resume to Renuka@Sincera.in

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

RecommendedJobs for You

Chennai, Bengaluru, Delhi / NCR