Posted:1 week ago|
Platform:
Work from Office
Full Time
The position involves designing, developing and deploying UVM based reusable testbenches for RTL unit blocks, sub-system level and top level systems with emphasis on verifying the functionality and generating the code/functional coverage reports. The candidate should come up with test plans and test cases in order to achieve 100% code coverage and functional coverage. Educational Qualification: Bachelor major in electronics, embedded programming, ECE, EEE. Key Requirements: Experience in ASIC/FPGA verification using System Verilog. Develop and sign off on test plans and test cases. Strong knowledge of digital design, Verilog, System Verilog, UVM, C/C++. Experience in AMBA AHB/AXI/APB based IPs design/verification. Experience in usage of assertions, constrained random generation, functional and code coverages. Experience in FPGA design and FPGA EDA tools will be a plus. Experience in scripting, such as TCL, Perl, Bash and python to automate the verification methodologies and flows. Able to build and set up scalable simulation / verification environments.
Wisig Networks
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Practice Video Interview with JobPe AI
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Practice Python coding challenges to boost your skills
Start Practicing Python Now
Hyderabad
15.0 - 30.0 Lacs P.A.
Hyderabad
Experience: Not specified
30.0 - 35.0 Lacs P.A.
Hyderābād
1.6 - 9.2 Lacs P.A.
Hyderabad, Telangana, India
Salary: Not disclosed
Bengaluru
5.0 - 9.0 Lacs P.A.
8.0 - 14.0 Lacs P.A.
4.0 - 8.0 Lacs P.A.
6.0 - 10.0 Lacs P.A.
Ahmedabad
8.0 - 13.0 Lacs P.A.
16.0 - 20.0 Lacs P.A.
