Posted:1 week ago|
Platform:
Work from Office
Full Time
4+ years of experience in RTL design and verification. Proven experience with digital logic design using Verilog, VHDL, or System Verilog. Experience with simulation tools such as VCS, QuestaSim, or similar. Hands-on experience with RTL design tools (e.g., Synopsys Design Compiler, Cadence Genus). Develop RTL code based on system-level specifications using Verilog, VHDL, or SystemVerilog. Implement complex digital functions and algorithms in RTL. Create and execute detailed test plans to verify RTL designs. Proficiency in writing and debugging RTL code. Experience with synthesis, static timing analysis, and linting tools.
Wisig Networks
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Hyderabad
15.0 - 30.0 Lacs P.A.
Bengaluru
20.0 - 25.0 Lacs P.A.
18.0 - 22.5 Lacs P.A.
11.0 - 16.0 Lacs P.A.
Bengaluru
13.0 - 17.0 Lacs P.A.
12.0 - 17.0 Lacs P.A.
11.0 - 16.0 Lacs P.A.
Mumbai
5.0 - 9.0 Lacs P.A.
Kolkata
5.0 - 9.0 Lacs P.A.
Chennai
5.0 - 9.0 Lacs P.A.
