Staff Design Verification Engineer Mulya Consulting

7 - 12 years

40 - 75 Lacs

Bengaluru

Work from Office

Founded in 2023,by Industry veterans HQ in California,US We are revolutionizing sustainable AI compute through intuitive software with composable silicon Staff Design Verification Engineer Job Description In this role you will be responsible Chip Architects to validate the concepts of CPU and SOC level micro-architectures. You will work on a selected part of the CPU Design Verification to ensure that it functions to the standards of being launch ready for the end Product. Role And Responsibilities Partner with Architects and RTL Design team to grasp high-level system requirements and specifications. Formulate comprehensive test and coverage plans to match the Architecture and micro-architecture. Define and implement a verification methodology that supports scalability and portability across various environments spanning including post-silicon. Develop the verification environment and reusable bus functional models, stimulus, checkers, assertions, trackers, and coverage metrics. Create verification plans and develop testbenches tailored to assigned IP/Subsystem or functional domain. Execute verification plans, including tasks such as design bring-up, setting up the DV environment, running regressions for feature validation, and debugging test failures. Support post-Si bring-up and debug activities. Track and communicate progress in the DV process by using key metrics like bug tracking and coverage reports. Requirements Bachelors or Masters degree in Electrical or Computer Engineering/Science Strong Architecture domain knowledge in x86/ARM CPU, or Memory, Coherency, Virtualization or Performance areas. Must have strong expertise with SV/UVM methodology and/or C/C++ based verification with 7yrs+ hands-on experience in IP/sub-system and/or SoC level verification Hands on experience and expertise with industry standard verification tools for simulation and debug (Questa/VCS, Visualizer) Experience using random stimulus along with functional coverage and assertion based verification methodologies a must. Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation. Preferred Qualifications: Experience in development of UVM based verification environments from scratch. Hands on expertise and protocol knowledge in any of: APB/AXI/CHI, JTAG/I3C/SPI, , DDR5/LPDDR5/HBM, PCIE/CXL/UCIE/Ethernet compliance testing

Posted 1 month ago

Apply

Design Verification Engineer | FINJO N851 Omni Recruit

5 - 10 years

30 - 35 Lacs

Hyderabad, Pune, Bengaluru

Work from Office

Design Verification Engineer SoC/IP/Subsystem Verification UVM and SystemVerilog Protocols such as USB, DDR, PCIe

Posted 1 month ago

Apply

Senior Design Verification Engineer Eximietas Design

7 - 12 years

30 - 45 Lacs

Hyderabad, Pune, Bengaluru

Work from Office

Extensive experience in IP/SOC Verification. Proficiency in System Verilog and UVM. Hands-on experience in verifying IP protocols such as PCIe, DDR, USB, Ethernet, CXL, HDMI, MIPI, DSI, CS, GLS, CPU Verification, or other high-speed protocols. Familiarity with scripting languages like Python, Perl, TCL, etc. Experience in assembly language or C is a plus. Ability to develop testbenches from scratch and take ownership of the entire verification process, including subsystem/chip-level coverage. Strong debugging skills. Location: Chennai and Ahmedabad,Bengaluru,Hyderabad,Pune

Posted 1 month ago

Apply

Design verification ThunderSoft

4 - 9 years

9 - 19 Lacs

Hyderabad, Bengaluru

Work from Office

Dear Candidate We have immediate job openings for Design verification openings Exp : 3-10 years Location : Bangalore NP : less than 45 days Job details : Develop and maintain UVM-based verification environments. Define and review verification test plans with architecture and design teams. Perform design verification using directed and constraint-random tests. Maintain regression runs and debug test failures with designers. Report and analyze verification coverage metrics. Drive verification to achieve full coverage goals. Own verification of IP blocks, sub-systems, and top-level environments. Thanks Gayathri

Posted 1 month ago

Apply

Design verification lead Modernize Chip Solutions

10 - 19 years

50 - 80 Lacs

Hyderabad

Work from Office

Design verification SOC Verification UVM, OVM Verilog, System Verilog Test Bench, Test cases

Posted 1 month ago

Apply

Previous 1 2 3 Next

page 3 of 3 results

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.