Posted:1 week ago|
Platform:
On-site
Full Time
Roles and Responsibilities Develop RTL code using Verilog/VHDL Work with Mentor DfT tools and Cadence tools for design and verification Perform scan insertion, JTAG, ATPG DRC, and coverage analysis Debug simulations using timing and SDF Contribute to LBIST and Mixed Signal Radar IC-related projects (preferred) Investigate simulation failures and perform root cause analysis Collaborate with cross-functional teams; work independently and proactively Communicate effectively with both written and verbal communication
Shashwath Solution
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Bengaluru
30.0 - 45.0 Lacs P.A.
Bengaluru
0.5 - 0.6 Lacs P.A.
Bhubaneswar, Ranchi, Bengaluru
6.0 - 9.0 Lacs P.A.
Bengaluru
6.0 - 10.0 Lacs P.A.
Hyderabad
5.0 - 15.0 Lacs P.A.
Bengaluru
10.0 - 20.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
6.0 - 8.0 Lacs P.A.
Hyderabad
22.5 - 25.0 Lacs P.A.
Hyderabad, Telangana, India
Salary: Not disclosed
Hyderabad, Telangana, India
Salary: Not disclosed
