Posted:3 weeks ago|
Platform:
Work from Office
Full Time
The engineer should be well versed in Verilog/VHDL RTL coding, experienced in using Mentor DfT tools and Cadence tools. The engineer needs to have hands-on experience in scan insertion, JTAG, ATPG DRC and coverage analysis, Simulation debug with timing/SDF. Candidate with LBIST and Mixed Signal Radar IC experience is highly desirable Must be proactive, collaborative and detail-oriented capable of exercising independent judgment The engineer with experience on debug and root cause the problem in simulation failures Self-motivation, flexibility, with strong interpersonal skills. Effective communication skills, oral and written skills.
Shashwath Solution
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Bengaluru
30.0 - 45.0 Lacs P.A.
Bengaluru
0.5 - 0.6 Lacs P.A.
Bhubaneswar, Ranchi, Bengaluru
6.0 - 9.0 Lacs P.A.
Bengaluru
6.0 - 10.0 Lacs P.A.
Hyderabad
5.0 - 15.0 Lacs P.A.
Bengaluru
10.0 - 20.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
6.0 - 8.0 Lacs P.A.
Hyderabad
22.5 - 25.0 Lacs P.A.
Hyderabad, Telangana, India
Salary: Not disclosed
Hyderabad, Telangana, India
Salary: Not disclosed
