Posted:3 weeks ago|
Platform:
On-site
Full Time
Specifications Hands on experience with Synthesizable Verilog/ System Verilog RTL coding for ASIC designs and Simulation tools Lint, CDC, Synthesis flow and static timing flows, Formal checking, etc is a must for candidates with design background Experience with high speed design greater than 600MHz and with P&R aware synthesis including usage of tools such as Fusion Compiler is a significant plus Experience with Perforce or similar revision control environment Knowledge of Perl/Shell scripts Exposure to quality processes in the context of IP design and verification is an added advantage Ability to work/ Prior experience as a Technical Lead for a small team is a major plus Should be able to mentor and technically lead a team of designers In addition, the candidate should have good communication skills, should be a team player and possess good problem solving skills and show high levels of initiative
Synopsys
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Pune, Maharashtra, India
5.0 - 10.0 Lacs P.A.
Pune, Maharashtra, India
3.0 - 13.5 Lacs P.A.
Pune, Maharashtra, India
5.0 - 8.0 Lacs P.A.
16.0 - 17.0 Lacs P.A.
Bengaluru, Karnataka, India
5.0 - 9.0 Lacs P.A.
Bengaluru, Karnataka, India
2.0 - 5.0 Lacs P.A.
Vadodara, Gujarat, India
4.0 - 8.0 Lacs P.A.
Bengaluru, Karnataka, India
5.0 - 9.0 Lacs P.A.
Pune, Maharashtra, India
2.0 - 6.5 Lacs P.A.
Pune, Maharashtra, India
2.0 - 6.5 Lacs P.A.
