Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Jobs

Interviews

Home
>
Jobs in Noida
>
Synopsys
>
Sr.Staff ASIC Verification Engineer

Sr.Staff ASIC Verification Engineer

Synopsys

8 - 9 years

8 - 9 Lacs

Noida Uttar Pradesh India

Posted:1 month ago| Platform: Foundit logo

Apply

Skills Required

VHDL Uvm systemverilog

Work Mode

On-site

Job Type

Full Time

Job Description

The environment must support identifying verification environment requirements from various sources like specifications, design functionality, and interfaces. It needs to generate verification test plans, verification environment documentation, and test environment usage documentation. The environment should allow you to define, develop, and verify complex UVM verification environments. It must enable evaluating and exercising various aspects of the development flow , including Verilog/SystemVerilog development, functional simulation, constraint development, test planning, behavioral modeling, and verification coverage metrics (functional coverage and code coverage). The environment should facilitate collaboration with architects, designers, and VIP teams. It needs to help identify design problems, possible corrective actions, and inconsistencies in documented functionality. The environment should support improving methodologies and execution efficiency. It must adhere to quality standards and good test and verification practices. The environment should assist leads in mentoring junior engineers and debugging complex problems. It needs to support reproduction and analysis of customer issues. The environment's infrastructure should allow for multitasking between different activities. It requires knowledge of Verilog, VHDL, and/or SystemVerilog. Proficiency with scripting languages (BASH/TCSH/PERL/PYTHON/TCL) is a plus. An understanding of UVM verification methodology is essential.

More Jobs at Synopsys

Anaplan Model Builder - Senior Staff

Chennai, Pune, Delhi, Mumbai, Bengaluru, Hyderabad, Kolkata

3 - 8 yrs

INR 5 - 10 Lacs

Staff ASIC RTL Digital Design Engineer

Pune

5 - 10 yrs

INR 16 - 17 Lacs

Layout Design, Sr Engineer

Pune

2 - 3 yrs

INR 4 - 5 Lacs

ASIC DFT, Engineer

Hyderabad

Experience: Not specified

INR 18 - 20 Lacs

Sr. Staff ASIC Verification Engineer

Pune

8 - 9 yrs

INR 11 - 12 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

Synopsys

Software Development

Sunnyvale California

Login to

Please Verify Your Phone or Email

Confirm Action

Search

Profile

Upskill and Grow with AI

Sr.Staff ASIC Verification Engineer