Jobs
Interviews

3 Spice Simulations Jobs

Setup a job Alert
JobPe aggregates results for easy application access, but you actually apply on the job portal directly.

3.0 - 7.0 years

0 Lacs

pune, maharashtra

On-site

As an Applications Engineer at Lattice Semiconductor, you will play a crucial role within the Applications engineering organization. This position offers you the opportunity to work alongside a dynamic team where you can actively contribute, learn, and progress in your career. Your primary responsibilities will revolve around leading all aspects of power estimation and correlation for FPGA silicon products, from pre-silicon to post-silicon stages. You will be tasked with managing power-related projects throughout the architecture and production silicon design phases. Collaboration with cross-functional teams to establish power targets, correlation and measurement plans, and achieving system and design level power objectives will be a key part of your role. In this position, you will engage in power estimation, analysis, and correlation activities for individual silicon IPs, sub-systems, and end-user applications. Working closely with the software team, you will ensure accurate modeling of silicon models and measure power and performance goals using the Radiant tool suite. Additionally, you will partner with Sales, Marketing, and Field Applications teams to drive innovation and customer adoption of Lattice products. Your role will also involve assisting in the management of customer escalations and support tickets. To excel in this position, you must possess experience in pre-silicon power prediction and silicon power analysis. Proficiency in circuit or digital design, hardware engineering, silicon design flows, Verilog, and/or VHDL is essential. Hands-on lab experience and familiarity with silicon support, FPGA development, Prime Power or similar tool suites, signal and power integrity analysis, and spice simulations are highly desired skills. Strong English communication skills, both written and verbal, are a necessity. The ability to work independently and collaboratively in a team environment, coupled with excellent analytical and problem-solving abilities, will be crucial for success in this role. You should thrive in a fast-paced environment, effectively prioritize tasks, and manage competing priorities efficiently. At Lattice, we recognize that our employees are our most valuable asset and the driving force behind our success in the competitive global industry. We are committed to offering a comprehensive compensation and benefits program that attracts, retains, motivates, rewards, and celebrates the industry's top talent. Join us at Lattice Semiconductor, an international developer of innovative, low-cost, low-power programmable design solutions. With a global workforce of around 800 individuals who share a common dedication to customer success and a strong determination to excel, we provide an environment where diversity is valued. We welcome applications from all qualified candidates who can contribute to our workplace with their unique perspectives, insights, and values. Experience the energy at Lattice Semiconductor and be part of a team that is passionate about innovation and success.,

Posted 12 hours ago

Apply

3.0 - 7.0 years

0 Lacs

bhubaneswar

On-site

As an Analog Layout Engineer at ARF Design Pvt Ltd, you will be responsible for designing and developing analog layout IP blocks and integrating them into full-chip designs. Your expertise in lower technology nodes, physical layout techniques, and verification processes will be crucial for success in this role. You will collaborate with circuit design teams to optimize layout quality and performance, ensuring that layouts meet design matching and parasitic constraints. Working with advanced nodes like 7nm, 16nm, and 28nm, you will play a key role in advancing the company's cutting-edge projects. Key Responsibilities: - Design and develop analog layout IP blocks and full-chip integration - Perform and resolve LVS/DRC violations independently - Collaborate with circuit design teams to optimize layout quality and performance - Ensure layouts meet design matching and parasitic constraints - Work with advanced nodes like 7nm, 16nm, and 28nm Required Skills: - 3+ years of relevant Analog Layout experience - Proficiency in LVS/DRC checks and EDA tools - Experience with lower technology nodes (3nm, 5nm, 7nm, 10nm, 16nm, 28nm, etc.) - Good understanding of layout matching, parasitic extraction, and floor planning - Strong verbal and written communication skills - Ability to work independently and within cross-functional teams In this role, you will be a Circuit Design Engineer at ARF Design, working on the design of building blocks used in high-speed IPs such as DDR/LPDDR/HBM/UCIe/MIPI/PCIe. You will derive circuit block-level specifications from top-level specifications and perform optimized transistor-level design of analog and custom digital blocks. Running SPICE simulations to meet detailed specifications and guiding layout design for best performance, matching, and power delivery will be part of your responsibilities. You will also characterize design performance across PVT + mismatch corners and conduct design reviews at various phases/maturity of the design. Qualifications: - BE/M-Tech in Electrical & Electronics - Strong fundamentals in RLC circuits, CMOS devices, and digital design concepts (e.g., counters, FSMs) - Experience with custom design environments (e.g., Cadence Virtuoso, Synopsys Custom Design Family) and SPICE simulators - Collaborative mindset with a positive attitude If you have 3+ years of experience and possess the required skills, please share your updated resume [Name_Post_Exp] to divyas@arf-desgn.com. This is a full-time, permanent position located in person at Bhubaneswar and Ranchi.,

Posted 4 days ago

Apply

3.0 - 7.0 years

0 Lacs

bhubaneswar

On-site

As an Analog Layout Engineer at ARF Design Pvt Ltd, you will be responsible for designing and developing analog layout IP blocks and full-chip integration. Your role will involve performing and resolving LVS/DRC violations independently, collaborating with circuit design teams to optimize layout quality and performance, and ensuring layouts meet design matching and parasitic constraints. You will have the opportunity to work with advanced nodes like 7nm, 16nm, and 28nm, leveraging your 3+ years of relevant Analog Layout experience. Key Responsibilities: - Design and develop analog layout IP blocks and full-chip integration - Perform and resolve LVS/DRC violations independently - Collaborate with circuit design teams to optimize layout quality and performance - Ensure layouts meet design matching and parasitic constraints - Work with advanced nodes like 7nm, 16nm, and 28nm Required Skills: - 3+ yrs of relevant Analog Layout experience - Proficiency in LVS/DRC checks and EDA tools - Experience with lower technology nodes (3nm, 5nm, 7nm, 10nm, 16nm / 28nm ETC) - Good understanding of layout matching, parasitic extraction, and floor planning - Strong verbal and written communication skills - Ability to work independently and within cross-functional teams In this role, you will be a Circuit Design Engineer at ARF Design, where you will be working on the design of building blocks used in high-speed IPs such as DDR/LPDDR/HBM/UCIe/MIPI/PCIe. Your responsibilities will include deriving circuit block level specifications from top-level specifications, performing optimized transistor-level design of analog and custom digital blocks, running SPICE simulations to meet detailed specifications, and guiding layout design for best performance, matching, and power delivery. Key Responsibilities: - Derive circuit block level specifications from top-level specifications - Perform optimized transistor-level design of analog and custom digital blocks - Run SPICE simulations to meet detailed specifications - Guide layout design for best performance, matching, and power delivery - Characterize design performance across PVT + mismatch corners and reliability checks (aging, EM, IR) - Generate and deliver behavioral (Verilog), timing (LIB), and physical (LEF) models of circuits - Conduct design reviews at various phases/maturity of the design Qualifications: - BE/M-Tech in Electrical & Electronics - Strong fundamentals in RLC circuits, CMOS devices, and digital design concepts (e.g., counters, FSMs) - Experience with custom design environments (e.g., Cadence Virtuoso, Synopsys Custom Design Family) and SPICE simulators - Collaborative mindset with a positive attitude If you have 3+ years of experience and are interested in these exciting opportunities, please share your updated resume [Name_Post_Exp] to divyas@arf-desgn.com. Join ARF Design for a chance to work on advanced nodes with fast-track interview and onboarding processes.,

Posted 1 week ago

Apply
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Featured Companies