Posted:3 days ago|
Platform:
Work from Office
Full Time
He/She should be able to do block level / top-level floor planning, PG Planning, partitioning(for hierarchical designs),placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks and be able to fix the violations. Should have worked on 45nm, 28nm or lower node designs with adv low power techniques such as Voltage Islands, Power Gating and substrate-bias.
Provide technical guidance, mentoring to physical design engineers.
Interface with front-end ASIC teams to resolve issues.
Excellent communication skills.
Strong Back ground of ASIC Physical Design: Floor planning, P&R, extraction, IR Drop Analysis, Timing and Signal Integrity closure.
Extensive experience and detailed knowledge in Cadence or Synopsys or Magma physical Design Tools.
Expertise in scripting languages such as PERL, TCL.
Strong Physical Verification skill set.
Static Timing Analysis in Primetime or Primetime-SI.
Good written and oral communication skills. Ability to clearly document plans.
Ability to interface with different teams and prioritize work based on project needs.
MosChip
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
2.0 - 6.0 Lacs P.A.
Pune, Maharashtra, India
Salary: Not disclosed
Hyderabad, Telangana, India
30.0 - 75.0 Lacs P.A.
Pune, Maharashtra, India
30.0 - 75.0 Lacs P.A.
Pune, Maharashtra
30.0 - 75.0 Lacs P.A.
Hyderabad, Bengaluru
6.5 - 12.0 Lacs P.A.
Hyderabad, Chennai, Bengaluru
25.0 - 40.0 Lacs P.A.
Bengaluru
4.0 - 9.0 Lacs P.A.
Salary: Not disclosed
Pune, Maharashtra, India
Salary: Not disclosed