Posted:4 weeks ago|
Platform:
Work from Office
Full Time
Collaborate with the design team for the implementation of various hard IPs and the SoC top level. Lead the top-level implementation of SoC designs, including IO ring integration. Utilize Synopsys Fusion Compiler for physical and WLM synthesis. Perform timing analysis and resolve timing issues related to implementation. Conduct DFT insertion and ensure robust design for testability. Execute place and route flows using Cadence Innovus and Synopsys Fusion Compiler. Manage chip-level and block-level design implementation. Design and analyze IO rings. Implement FlipChip SoC designs, including RDL routing. Ensure timing and design signoff, including STA, LVS, and DRC. Utilize tools such as Synopsys Design Compiler, DFT Compiler, PrimeTime, Cadence Innovus, and Mentor Graphics Calibre for various implementation tasks. Interested candidates can share their resumes to shubhanshi@incise.in
Incise Infotech
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
20.0 - 35.0 Lacs P.A.
Kochi, Thiruvananthapuram
1.0 - 4.0 Lacs P.A.
Kochi, Tirupati, Thrissur, Ahmedabad, Surat, Aurangabad
3.0 - 3.0 Lacs P.A.
0.5 - 2.5 Lacs P.A.
0.5 - 0.6 Lacs P.A.
4.0 - 5.5 Lacs P.A.
Mumbai Suburban
2.4 - 4.2 Lacs P.A.
1.0 - 3.0 Lacs P.A.
3.36 - 3.6 Lacs P.A.
2.16 - 2.76 Lacs P.A.
