Posted:1 month ago|
Platform:
Work from Office
Full Time
Role Description This is a full-time on-site role for DFT Engineer at Incise Infotech Pvt. Ltd. DFT Engineer will be responsible for developing, implementing, and verifying the Design for testability (DFT) on complex system on chips (SOCs). The role also involves working with the physical design team to ensure the DFT requirements are met and with the verification team to ensure the DFT design is meeting the test coverage metrics. The ideal candidate will have experience in SOC level DFT techniques, ATPG, MBIST, JTAG, and boundary scan. Qualifications Bachelor's or Master's degree in Electrical/Electronics Engineering or equivalent 3+ years of experience in DFT domain Expertise in DFT methodologies - scan insertion, scan compression, boundary scan, and memory BIST Experience in DFT tools like Tessent, ATPG, MBIST, and JTAG Experience in the complete scan chain flow (ATPG, simulation, and test pattern generation) on complex SOCs Knowledge of STA, LEC, and physical design aspects related to DFT Experience in Shell/Perl/Tcl and other scripting languages Good communication skills and the ability to work well in a team environment Interested can share resume on Shubhanshi@incise.in
Incise Infotech
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Hyderabad, Chennai
8.0 - 18.0 Lacs P.A.
3.0 - 7.0 Lacs P.A.
Experience: Not specified
1.8 - 2.4 Lacs P.A.
Experience: Not specified
2.4 - 3.0 Lacs P.A.
5.0 - 10.0 Lacs P.A.
Bengaluru
Experience: Not specified
1.68 - 1.8 Lacs P.A.
Pune
4.0 - 8.0 Lacs P.A.
Bengaluru
Experience: Not specified
1.8 - 3.0 Lacs P.A.
Bengaluru
Experience: Not specified
1.62 - 1.92 Lacs P.A.
