PE and LB timing

5 - 9 years

0 Lacs

Posted:1 week ago| Platform: Shine logo

Apply

Work Mode

On-site

Job Type

Full Time

Job Description

You should possess a minimum of 5 years of experience in the field to be considered for this position in Bengaluru. Your responsibilities will include .LIB timing file generation, Verilog Modelling, and Analog design characterization. Familiarity with Cadens spectre and Synopsys Hspice is required. Additionally, you will be expected to assist with Analog Quality Checks including EM/IR simulation. In addition to the technical skills mentioned above, you should have Embedded product knowledge such as UFS and eMMC, proficiency in Embedded C, C++, and Python, and a background in automation. Experience in debugging using tools like T32 will be highly valued. If you meet the criteria mentioned above and are looking for a challenging opportunity in the field, we encourage you to apply for this position.,

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your C Skills

Practice C coding challenges to boost your skills

Start Practicing C Now
ACL Digital logo
ACL Digital

Information Technology and Services

Palo Alto

RecommendedJobs for You