Lead layout Design Engineer for power management ICs (PMIC)

You will be responsible for the layout of Analog and mixed-signal modules in CMOS and Power Technologies, with a specific focus on DC-DC converters for power management ICs. This includes designing Analog and mixed-signal system resource blocks such as POR, Bandgap, LDO, Oscillator, amplifier, and power FET. You will also be involved in chip floor-planning, pad ring layout, power busing, bonding, and tape-out activities. Your role will require a deep understanding of layout verification processes like DRC, LVS, Latch-up, and Electro-migration. Additionally, you will collaborate closely with designers to define block layout requirements, match patterns, and ensure signal integrity. To qualify for this position, you should hold a Diploma, Bachelor's, or Master's Degree in Electrical/Electronic Engineering, Physics, or a related field with 7 to 10 years of relevant experience. Your expertise should include Analog and mixed-signal layout, especially in CMOS and Power Technologies. Strong analytical skills and a comprehensive understanding of Analog Layout are essential for this role. Familiarity with power switch layout, electro-migration, and thermal analysis would be advantageous. Proficiency in computer-aided design tools and methodologies is also required to excel in this position.,