Posted:3 weeks ago|
Platform:
Work from Office
Full Time
Engineer must possess strong understanding on IP & SoC Verification with 7+ Years of Design Verification Exp. Must possess string understanding on Verilog, SystemVerilog, C/C++. Must be able to debug the failure and able to narrow down the root cause.
Quest Global Technologies
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
14.0 - 15.0 Lacs P.A.
Hyderābād
Salary: Not disclosed
Bhubaneswar, Ranchi, Bengaluru
5.0 - 9.0 Lacs P.A.
Bhubaneswar, Ranchi, Bengaluru
3.0 - 7.0 Lacs P.A.
Bengaluru
10.0 - 14.0 Lacs P.A.
10.0 - 15.0 Lacs P.A.
6.0 - 11.0 Lacs P.A.
Bengaluru
25.0 - 40.0 Lacs P.A.
Bengaluru
5.0 - 8.0 Lacs P.A.
6.0 - 10.0 Lacs P.A.