Posted:1 month ago|
Platform:
Work from Office
Full Time
Position Description: STA (static timing analysis), Verilog/VHDL, and Synthesis will serve you well on our team. Showcase your deep understanding of the following physical design concepts/constraints: floor-planning, placement, congestion, and setup/hold timing closure. Embrace technical challenges with your natural passion to innovate. Ability to collaborate effectively with different functional teams and strong written/verbal communication. Ability to optimize designs for best in class in low power and high performance with logically equivalent RTL transforms. Professional experience with ECO implementation, both functional and timing closure. Familiarity with simulation, debugging tools, and working closely with DV team. Experience with multi-clock and multi-power domain designs. Familiarity with DFT insertion, and multi-mode timing constraints. Position Requirements: Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science or equivalent Experience with full-chip static timing analysis through tapeout, gate level simulations, and Functional ECO implementation with Automated flows
BAY Area Technology Solutions
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Information Technology
50-100 Employees
39 Jobs
Key People
Hyderabad, Bengaluru
7.0 - 11.0 Lacs P.A.
15.0 - 20.0 Lacs P.A.
Hyderabad, Pune, Bengaluru
6.0 - 10.0 Lacs P.A.
Hyderabad, Pune, Bengaluru
6.0 - 10.0 Lacs P.A.
12.0 - 17.0 Lacs P.A.
Bengaluru
7.0 - 17.0 Lacs P.A.
Experience: Not specified
16.0 - 18.0 Lacs P.A.
Bengaluru
20.0 - 25.0 Lacs P.A.
18.0 - 22.5 Lacs P.A.
11.0 - 16.0 Lacs P.A.
