Posted:2 weeks ago|
Platform:
Work from Office
Full Time
Design Verification Engineer (5 to 12 Years) SoC/IP Verification Company: ACL Digital (Wafer space Semiconductor) Location [Bangalore/Pune] Experience: 5 t o 12 Years Openings: 8 Positions Preferred - Immediate to 45 Days (Notice Period) Job Location: ACL Digital is hiring experienced Design Verification Engineers to work on leading-edge processor-based SoCs and IPs. Notice Period-Prefer less Notice period or serving. Strong understanding of design verification methodologies (UVM, SV, etc.) Experience with industry-standard protocols (AXI, DDR, PCIe, etc.) Familiarity with ASIC and SoC design flows. Proficiency in scripting languages (Python, Perl) Experience with simulation tools and debuggers. Strong problem-solving and analytical skills Communication and collaboration skills to work effectively with cross-functional teams Key Responsibilities: Developing test plans Coding and bring up of asm, c++ tests UVM test bench components coding and maintaining Debugging regression fails Protocol: AMBA, AXI, PCIE, USB, MIPI
ACL Digital
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Pune, Bengaluru
30.0 - 45.0 Lacs P.A.
Bengaluru
0.5 - 0.6 Lacs P.A.
Noida, Bengaluru, Delhi
25.0 - 40.0 Lacs P.A.
Noida, Hyderabad, Bengaluru
20.0 - 35.0 Lacs P.A.
Bengaluru
3.6 - 14.4 Lacs P.A.
Hyderabad, Bengaluru
19.0 - 34.0 Lacs P.A.
Hyderabad, Telangana, India
Salary: Not disclosed
10.0 - 14.0 Lacs P.A.
Hyderābād
Experience: Not specified
3.7 - 5.0 Lacs P.A.
Pune, Bengaluru
17.0 - 25.0 Lacs P.A.
