Posted:1 week ago|
Platform:
Work from Office
Full Time
Job Description: We are looking for a Senior RTL Design Engineer with solid experience in ASIC Digital Design . The ideal candidate should possess strong expertise in RTL design using Verilog/System Verilog , with a proven background in developing complex digital designs and working on high-speed interfaces. This is a pure design-focused role ; candidates with FPGA-centric experience will not be considered . Key Responsibilities: Develop and implement RTL designs using Verilog/System Verilog . Work on SoC and IP-level designs focused on high-speed interfaces (e.g., APB, AXI, AHB, DDR, PCIe). Perform lint , CDC , RDC checks and validate timing constraints. Support post-silicon validation . Use EDA tools for simulation, synthesis, and timing analysis. Required Qualifications: Minimum 8 years of hands-on experience in ASIC RTL/Digital Design . Strong expertise in Verilog and System Verilog . Working knowledge of high-speed bus protocols: APB, AXI, AHB, DDR, PCIe . Proficient with industry-standard EDA tools . Good understanding and experience with static checks . Must have experience in ASIC Design only FPGA-focused candidates will not be considered . Interested Candidates share your resumes to priya@maxvytech.com
Maxvy Technologies
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Bengaluru
20.0 - 35.0 Lacs P.A.
6.0 - 9.0 Lacs P.A.
Pune, Gurugram
Experience: Not specified
2.0 - 3.25 Lacs P.A.
7.0 - 11.0 Lacs P.A.
Pune, Gurugram
Experience: Not specified
3.0 - 3.75 Lacs P.A.
Pune, Gurugram
Experience: Not specified
3.25 - 3.75 Lacs P.A.
Pune, Gurugram
Experience: Not specified
2.5 - 3.0 Lacs P.A.
Pune, Gurugram
7.5 - 16.0 Lacs P.A.