Posted:1 month ago|
Platform:
Work from Office
Full Time
Experience in Logic design / RTL coding is a must. Experience is SoC design and integration for complex SoCs is a must. Experience in Verilog/System-Verilog is a must. Experience in Multi Clock designs, Asynchronous interface is a must. Experience in using the tools in ASIC development such as Lint and CDC. Experience in Synthesis / Understanding of timing concepts is a plus. Experience in ECO fixes and formal verification. Should have knowledge of AMBA protocols - AXI, AHB, APB, SoC clocking/reset architecture. Excellent oral and written communications skills. Proactive, creative, curious, motivated to learn and contribute with good collaboration
CONNECT-PRO MANAGEMENT CONSULTANTS
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
4.0 - 7.0 Lacs P.A.
4.0 - 8.0 Lacs P.A.
6.0 - 10.0 Lacs P.A.
Ahmedabad
8.0 - 13.0 Lacs P.A.
16.0 - 20.0 Lacs P.A.
15.0 - 20.0 Lacs P.A.
13.0 - 18.0 Lacs P.A.
Bengaluru
11.0 - 16.0 Lacs P.A.
16.0 - 20.0 Lacs P.A.
Bengaluru
13.0 - 18.0 Lacs P.A.