1850 System Verilog Jobs - Page 11

As a Design Verification Engineer, you will work with a highly innovative and motivated design team using state of the art memory technologies to develop the most advanced DRAM and Emerging memory products. You will be challenged by the complexity and difficulty of verifying high density memory chips (up to 32Gb) with huge scale of circuit capability (over 4M transistors), ultra-high-speed designs, complex functionality which includes next Generation DDR/LPDDR (ex: DDR5, LPDDR5) and advanced low power and power management technologies. You will need to have the ability to work as a Design Verification Engineer, to evaluate Full chip or block level functionality and provide solutions to help ...

Description: Job Title: Memory Circuit Design Verification Engineer Memory Circuit Design Verification Engineer Description As a Memory Circuit Design Verification Engineer, you will work in a highly innovative, motivated, young and dynamic design team capable of verifying complete products using state of the art memory technologies. You will need to have the ability to evaluate full chip and/or block level functionality and provide solutions to help the timely delivery of a functionally correct design. Unique Opportunities Complete ownership of verification and end to end analysis of complex full chip gate level custom designs with advanced low power and power management technologies spread...

Description • Job Description Summary As a Senior Memory Circuit Design Verification Engineer, you will work in a highly innovative, motivated, young, and dynamic design team capable of verifying complete products using state of the art DRAM memory technologies. You will need to have the ability to drive the team and the overall verification effort to ensure the timely delivery of a functionally correct design. • Job Description Responsibilities • Responsibilities for fastspice(Primesim/Finesim/spectre) based verification. • Guide and set the direction for the verification effort within your areas of expertise in any project that the team undertakes. • Circuit understanding • Block level cir...

Overview Please refer JD Responsibilities Please refer JD Qualifications Please refer JD

Job Specs : Expertise in ASIC RTL Design Expertise in ASIC IP Design Expertise in CDC and Lint tools Expertise in design and simulation tools Expertise in Video processing algorithms / interfaces Expertise in CXL / PCIe Protocol, 5G, Datacenter Expert level proficiency (Oral + Written) in Chinese language is mandatory incase Beijing, Vietnam are the preferred work locations Preferred resources with valid regional work permit.

We are looking for a passionate and experienced EDA Methodology Engineer to join our ASICdesign team, focusing on Spyglass lint checking using Synopsys Spyglass for CDC/RDC. In this role, you’ll work closely with design teams and EDA vendors to develop and implement robust verification flows that ensure structural correctness across design stages Required education Bachelor's Degree Preferred education Master's Degree Required technical and professional expertise Bachelor’s or Master’s degree in Computer Science, Electronics Engineering, or VLSIDesign. 5–8 years of hands-on experience with Synopsys Spyglass. Strong understanding of RTL design languages: VHDL, Verilog, SystemVerilog. Expertis...

Role & Responsibilities : Understand the design specification , PowerOn Specification, and Power management specification. Understand boot firmware and reset flow. And/or Power management flow. Develop skills in IBM BIST verification tools and apply them successfully Develop the verification environment and test bench Debug fails using waveform, trace tools and debug RTL code Work with Design team in resolving/debugging logic design issues and responsible for deliveries Required education Bachelor's Degree Preferred education Master's Degree Required technical and professional expertise Required Professional and Technical Expertise : 3-8 years of experience in Design Verification - demonstra...

Understand the design specification, Power On Specification, and Power management specification. Understand boot firmware and reset flow. And/or Power management flow. Develop skills in verification tools and apply them successfully Develop the verification environment and test bench Debug fails using waveform, trace tools and debug RTL code Work with Design team in resolving/debugging logic design issues and responsible for deliveries Running regression checks and coverage analysis Required education Bachelor's Degree Preferred education Master's Degree Required technical and professional expertise Experience in Design Verification - demonstrated execution experience of verification of logi...

About The Role This role involves the development and application of engineering practice and knowledge in the following technologiesElectronic logic programs (FPGA, ASICs); Design layout and verification of integrated circuits (ICs),printed circuit boards(PCBs), and electronic systems; and developing and designing methods of using electrical power and electronic equipment; About The Role - Grade Specific Focus on Electrical, Electronics and Semiconductor. Develops competency in own area of expertise. Shares expertise and provides guidance and support to others. Interprets clients needs. Completes own role independently or with minimum supervision. Identifies problems and relevant issues in ...

Role Overview: You will be joining AMD as an ASIC Verification Engineer. Your main responsibility will be to drive strategies and lead successful verification execution on Block level and System level verification of high-performance IPs and/or SOC designs. Key Responsibilities: - Lead a team and collaborate with cross-functional teams to plan inter-locks with dependent teams, pre-empt risks, and have mitigation plans in place. - Develop UVM/OVM and/or Verilog, System Verilog test benches and utilize simulation tools/debug environments like Synopsys VCS, Cadence IES for verifying high-performance IPs and/or SOC designs. - Implement state-of-the-art verification techniques including assertion...

Desired Profile : Engineers with expertise in firmware development related to memory recognition and configuration code Expertise in embedded C programming Expertise in using hardware debug tools Good problem solving, analysis and debugging skills Good understanding of DDR4, DDR5, NVDIMM Good understanding of different DIMM types (UDIMM / SODIMM / RDIMM / LRDIMM / LPDDR) Good understanding of UMC features like ECC, SME, SEV, RAS etc Understanding of different vendor implementations and memory timing difference is a big plus Knowledge of platform BIOS and UEFI / Coreboot is a big plus Scripting knowledge is a plus Preferred resources with valid regional work permit

Desired Profile : B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, or VLSI Engineering. Expertise in mixed signal IC verification / design experience Expertise in analog and mixed-signal circuit topologies Define verification plan based on product specifications and application use-cases Develop top-level AMS test benches using Cadence / System Verilog / UVM framework Simulate and validate verification plan use-cases Work with design team to debug and support issues Manage bug tracking Create automated regression flows Document and organize regression results Conduct AMS waveform review master the full AMS verification process. Expert level proficiency (Oral + Written) in Chinese langu...

Role Purpose The purpose of this role is to perform the development of VLSI system by defining the various functionalities, architecture, layout and implementation for a client Do 1. Conduct verification of the module/ IP functionality and provide customer support a. Understand the architecture of the module or the IP and create verification environment and the development plan as per Universal Verification Methodology b. Create test bench development and test case coding of the one or multiple module c. Write the codes or check the code as required d. Execute the test cases and debug the test cases if required e. Conduct functional coverage analysis and document the test cases including fai...

Role Purpose The purpose of this role is to perform the development of VLSI system by defining the various functionalities, architecture, layout and implementation for a client Do 1. Conduct verification of the module/ IP functionality and provide customer support a. Understand the architecture of the module or the IP and create verification environment and the development plan as per Universal Verification Methodology b. Create test bench development and test case coding of the one or multiple module c. Write the codes or check the code as required d. Execute the test cases and debug the test cases if required e. Conduct functional coverage analysis and document the test cases including fai...

Role Purpose The purpose of this role is to perform the development of VLSI system by defining the various functionalities, architecture, layout and implementation for a client Do 1. Conduct verification of the module/ IP functionality and provide customer support a. Understand the architecture of the module or the IP and create verification environment and the development plan as per Universal Verification Methodology b. Create test bench development and test case coding of the one or multiple module c. Write the codes or check the code as required d. Execute the test cases and debug the test cases if required e. Conduct functional coverage analysis and document the test cases including fai...

Our Team: Semtech Corporation is a leading supplier of analog and mixed-signal semiconductors for high-end consumer, enterprise computing, communications, and industrial equipment. As our future market opportunities have increased in recent years, we have continued to invest in disruptive analog platforms and have created innovative new solutions for a wide range of leading edge products. The Sensing Product Group located in our San Diego office has unique expertise in system level platform solutions for Sensing Products including Touch & Proximity. These are leading edge low power touch-interface solutions integrated with highly accurate ADCs for enhanced sensing performance. These ultra-sm...

B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, or VLSI Engineering. Expertise in execution and debugging of test-suites at the GPU sub-system level Expertise in GLS (Gate-Level Simulation) Expertise in writing assertions and test benches using system verilog Expertise in UVM methodologies Expertise in Test planning Expertise in sub-system level DV

Job Description: This is a full-time role for an FPGA Design Engineer at Agiliad Technologies in Pune. The FPGA Design Engineer will be responsible for tasks related to designing and developing products using Lattice and Altera FPGAs. Collaborating with cross-functional teams on product development. Job Title: FPGA Design Engineer Location: Pune Experience level: 4 -6 Years Responsibilities and Skills: In depth knowledge with VHDL/Verilog/System Verilog, Embedded C, RTL design, FPGA design, Knowledgeable about FPGA architecture. In-depth tool flow knowledge of FPGA design tools any of Xilinx, Altera, Lattice. Must be willing to learn new software tools. Complete FPGA development flow from lo...

As a Verification Engineer at Cadence, your role will involve understanding and reviewing design specifications, and developing verification strategies, test plans, and coverage plans. You will be responsible for developing constrained random verification environments and verification components, writing tests, sequences, functional coverage, and assertions to meet verification goals, as well as developing C-based test cases for SOC verification. Key Responsibilities: - Understand and review design specifications to develop verification strategies and test plans - Develop constrained random verification environments and verification components - Write tests, sequences, functional coverage, a...

Infinera is now part of the Nokia Corporation and its subsidiaries. When you apply, the information you share will be handled with care and used only for recruitment purposes within the group.As an FPGA Verification engineer, you will be responsible for designing verification plans, developing environment/testbench, creating test scenarios for running simulations, coverage analysis and lab support during board bring up to ensure first time right quality of Infinera product. Candidate should be capable of handling projects independently and have a strong will to drive for solutions. Must have 12-16 yearsof experience in developing System Verilog UVM based test environments, developing and imp...

Greetings from Capgemini Eng, Bangalore location JD: Total experience (5 -7 years) with S OC GLS experience of minimum 3+ years Hands on ex perience in GLS (Zero Delay, SDF, PAGLS) Excellent debugging skills and fixing issues Knowledge in SV/UVM and test bench flow Good experience in EDA tools such as Synopsys Verdi, Cadence NC Sim. Understanding of SOC Architecture Primary Skills: GLS, SOC Verification. Please share updated resume to madhuri.a.sivarju@cagpemini.com Regards, Madhuri

Lead the unit level pre-silicon functional & performance verification of the front end of the pipeline for our next -generation IBM POWER processor core systems offering. Architect and enhance the existing verification environment for Instruction fetch, Branch Prediction and Instruction Decode units of the high performance processor CPU. Develop verification test plan for both functional and performance verification including the estimation for coverage closure. Support higher level core/system simulation environment. Participate in post silicon lab bring-up and validation of the Hardware. Lead , guide ,mentor a team of engineers and represent them at global forums. Thoroughly document verif...

Lead the core level pre-silicon functional & performance verification for our next -generation IBM POWER processor core systems offering. Understand the IBM Power ISA and micro-architecture of the processor core, understand and enhance the existing unit and core level verification environment. Develop deep understanding of the processor pipeline including Instruction Fetch, Branch Prediction, Dispatch, Load Store and execution units of the high performance processor CPU. Hands on debug for core level fails, propose and implement stimulus enhancements and drive improving the debug capabilities for core testbench environments. Develop verification test plan for both functional and performance ...

About The Role Role Purpose The purpose of this role is to perform the development of VLSI system by defining the various functionalities, architecture, layout and implementation for a client ? Do 1. Conduct verification of the module/ IP functionality and provide customer support a. Understand the architecture of the module or the IP and create verification environment and the development plan as per Universal Verification Methodology b. Create test bench development and test case coding of the one or multiple module c. Write the codes or check the code as required d. Execute the test cases and debug the test cases if required e. Conduct functional coverage analysis and document the test ca...

As an applicant for the position at Truechip, please find below the Job Description: Role Overview: You will be responsible for working on IP level verification environment with a focus on protocols like AXI or AHB. Your primary tasks will include verification for protocols such as DDR, PCIe, Ethernet, MIPI, and USB using Verilog, System Verilog, and UVM. Additionally, being an excellent team player is crucial for success in this role. Key Responsibilities: - Work on IP level verification environment - Utilize Verilog, System Verilog, and UVM for verification - Verify protocols like AXI or AHB - Verify protocols including DDR, PCIe, Ethernet, MIPI, and USB - Collaborate effectively as a team...