Work from Office
Full Time
Key Responsibilities: Develop and implement DFT architecture with a focus on MBIST for advanced SoCs. Integrate MBIST IPs, generate test insertion and verification infrastructure. Work on DFT planning, insertion, simulation, and pattern generation. Perform ATPG and MBIST pattern generation and debug failures from silicon bring-up. Collaborate with RTL, Physical Design, and Verification teams throughout the design cycle. Support silicon bring-up and yield improvement activities post-silicon. Ensure high coverage and test quality in scan and MBIST. Required Skills and Experience: B.E/B.Tech or M.E/M.Tech in Electronics or related field. Minimum 7 + years of hands-on experience in DFT with a strong focus on MBIST . Proficient in tools such as Synopsys DFT Compiler, Tessent (Mentor), or equivalent. Solid understanding of scan insertion, ATPG, boundary scan, and JTAG. Experience with memory test algorithms, repair analysis, and pattern generation. Familiarity with scripting languages (TCL, Perl, Python) for automation. Strong analytical and problem-solving skills with the ability to work independently please share or refer to below mail id - nishkalanka.nirmalakumar@tessolve.com
Tessolve
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Bengaluru
35.0 - 60.0 Lacs P.A.
Pune, Chennai, Bengaluru
7.0 - 15.0 Lacs P.A.
Coimbatore
5.0 - 15.0 Lacs P.A.
3.5 - 6.0 Lacs P.A.
22.0 - 27.0 Lacs P.A.
Bengaluru
15.0 - 18.0 Lacs P.A.
4.0 - 7.0 Lacs P.A.
3.0 - 6.0 Lacs P.A.
7.2 - 10.2 Lacs P.A.
3.6 - 10.02 Lacs P.A.
