Posted:1 day ago|
Platform:
Work from Office
Full Time
Description:
Description: Responsible for Design and development of critical analog, mixed-signal, custom digital block, and full chip level integration support. • Expertise in Cadence VLE/VXL and Mentor Graphic Calibre DRC/LVS is a must. • Perform layout verification like LVS/DRC/Antenna, quality check and support documentation. • Responsible for on-time delivery of block-level layouts with acceptable quality. • Excellent problem-solving skills in physical verification of custom layout. • Demonstrate high quality and accurate execution to meet project schedule/milestones in multiple project environment. • Ability to guide junior team-members in their execution of Sub block-level layouts & review critical items. • Contribute to effective project-management. • Effectively communicating with Local engineering teams to assure the success of layout project. Educational Background • BE or MTech in Electronic/VLSI Engineering •
5 + year experience in analog/custom layout design in advanced CMOS process.
NOTE: **custom layout or analog layout with TSMC 3nm/5nm7nm & 5+ exp
**** TSMC Certification?Additional Details Target Rate : 0.00TSMC Certification? : YesShift : IND|1DAYH : Mon to Fri - 8 Hours - 9am to 6pmAccess Type : Account with Email
Acesoft Labs
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Hyderabad
8.0 - 15.0 Lacs P.A.
15.0 - 20.0 Lacs P.A.
Bengaluru
9.0 - 18.0 Lacs P.A.
8.0 - 15.0 Lacs P.A.
Bengaluru
3.0 - 7.0 Lacs P.A.
Bengaluru
5.0 - 9.0 Lacs P.A.
10.0 - 15.0 Lacs P.A.
Kolkata, Hubli, Bengaluru
90.0 - 95.0 Lacs P.A.
Hyderabad
8.0 - 15.0 Lacs P.A.
12.0 - 17.0 Lacs P.A.