SoC Design Verification Engineer

• Performs functional logic verification of an integrated SoC to ensure design will meet specifications.
• Defines and develops scalable and reusable block, subsystem, and SoC verification plans, test benches, and the verification environment to meet the required level of coverage and confirm to microarchitecture specifications.
• Executes verification plans and defines and runs emulation and system simulation models to verify the design, analyze power and performance, and uncover bugs.
• Replicates, root causes, and debugs issues in the presilicon environment. Finds and implements corrective measures to resolve failing tests.
• Collaborates and communicates with SoC architects, microarchitects, full chip architects, RTL developers, postsilicon, and physical design teams to improve verification of complex architectural and microarchitectural features.
• Documents test plans and drives technical reviews of plans and proofs with design and architecture teams. Incorporates and executes security activities within test plans, including regression and debug tests, to ensure security coverage.
• Maintains and improves existing functional verification infrastructure and methodology.
• Absorbs learning from postsilicon on the quality of validation done during presilicon development, updates test plan for missing coverages, and proliferates to future products.

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Minimum (must haves)

Bachelor's degree in electrical engineering or computer engineering with 4 to 9 years of experience or a master's degree in electrical engineering or computer engineering.

4+ years of experience in 5 or more of the following:

• Test Bench bring-up at SoC and strong programming skills in System Verilog, OVM and UVM.
• Test Plan development experience.
• Enabling regressions, maintaining QoV (quality of validation) with good functional/code/other coverage metrics.
• Familiarity with both simulation and emulation environments.
• Strong CPU/GPU architecture understanding.
• RTL Debugging module level or soc level system simulation failures.
• Monitoring and improve existing simulation environments and simulation efficiency.

Good to Have:

• Building emulation models, enabling content
• Working with Validation Engineers and central CAD teams to support and maintain verification requirements in terms of Automation and tool flow support.
• Coordinating with Val team on CAD Requirement with support CAD, IT and Engineering Compute Teams.