Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Jobs

Interviews

Home
>
Jobs in hyderabad
>
Microchip Technology
>
Principal Engineer - CAD Physical Verification

Principal Engineer - CAD Physical Verification

Microchip Technology

8 - 12 years

50 - 55 Lacs

hyderabad chennai bengaluru

Posted:None| Platform:

Apply

Skills Required

semiconductor chip design analog cad physical verification perl test cases microchip python recruitment

Work Mode

Work from Office

Job Type

Full Time

Job Description

The CAD group at Microchip offers global support for multiple technology nodes and tools used in product development providing innovative solutions for the design community. The candidate will focus on flow development and support for back end physical verification. If you have a solid software background and are interested in supporting semiconductor chip design, this maybe the job for you.

Expertise using Siemens Calibre and/or Cadence Pegasus DRC, LVS and PERC tools is paramount. Candidate should not only know how to run the tools and debug results, but also have strengths in developing the verification run decks and in automating flow/procedures.

An overall strong understanding in both the digital and analog sides of design is important to be effective, since development and support work will span a variety of design styles. Additionally, both circuit/electrical and layout/physical knowledge is important.

The candidate will:

Develop physical verification regression test cases to QA physical verification decks
Support Layout and Design engineers with physical verification activities using verification tools such as Siemens Calibre, Cadence Pegasus, or Synopsys Hercules
Utilize Knowledge of advanced EDA methods to support ESD, ERC, Voltage-Aware DRC, via doubling methodologies, etc.
Work with Technology Development and Device Engineering to develop DRC rules, additional devices, and design for manufacturability checks
Develop rule decks as needed to support flow
Verify and enhance foundry rule decks
Support remote sites worldwide with layout verification activities
Support debug of physical verification issues
Work as a member of team to develop flows to improve quality and reliability of devices

The tasks this candidate will be assigned depends on their experience. There are several areas in which we are shorthanded. Potential task assignments would include:

Building of regression test cases for several PDKs of various process technologies
Supporting 4nm to 600nm PDKs from TSMC, Global Foundries, Vanguard, Dongbu, Magnachip, etc.
Calibre/Pegasus PERC several PDKs still require PERC setup.

Requirements/Qualifications:

8+ years developing and supporting physical verification activities
In depth knowledge of Calibre DesignRev scripting
Fluent with SVRF and TVF
Accomplished at debugging PV issues with RVE, Vue or other EDA visualizer
Familiar with customizing Calibre Interactive Skilled with Tcl/Tk, Perl, Python, and other programming languages, inside and outside of EDA tools
Solid knowledge of layout rules and concepts, device identification concepts, and foundry rules
Strong knowledge of Design for Manufacturing solutions affecting quality, reliability, and yield of designs
Prefer extensive knowledge of Calibre/Pegasus/Hercules syntax and semantics, or similar layout verification tool
Strong knowledge of Cadence Virtuoso and/or CalibreDRV
Prefer Extraction, Reliability and Dynamic Noise related knowledge
Excellent verbal and written communication and interpersonal skills

More Jobs at Microchip Technology

Technical Staff Engineer - Design For Test

Hyderabad

3 - 8 yrs

INR 11 - 15 Lacs

Senior Manager-Product Management

Bengaluru

8.0 - 13.0 yrs

INR 25 - 30 Lacs

Analyst - Accounting

Bengaluru

5.0 - 8.0 yrs

INR 7 - 10 Lacs

Senior Engineer II - Verification

Hyderabad

5.0 - 8.0 yrs

INR 14 - 16 Lacs

Senior Engineer II-Design For Test

Bengaluru

2.0 - 11.0 yrs

INR 14 - 16 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now

Microchip Technology

Login to

Please Verify Your Phone or Email

Confirm Action

Search

Profile

Upskill and Grow with AI

Principal Engineer - CAD Physical Verification