DFx Engineer

3 - 10 years

0 Lacs

Posted:1 month ago| Platform: Shine logo

Apply

Work Mode

On-site

Job Type

Full Time

Job Description

As a DFT Verification Engineer, your role involves developing and executing pre-silicon verification test plans for DFT features of the chip. This includes verifying DFT design blocks and subsystems using complex SV or C++ verification environments. You will also be responsible for building test bench components, composing tests, assertions, checkers, and validation vectors to ensure verification completeness. Additionally, debugging regression test failures and addressing areas of concern to meet design quality objectives are key responsibilities. Key Responsibilities: - Develop and execute pre-silicon verification test plans for DFT features of the chip - Verify DFT design blocks and subsystems using complex SV or C++ verification environments - Build test bench components including agents, monitors, scoreboards for DUT - Compose tests, assertions, checkers, validation vectors, and coverage bins - Debug regression test failures and identify specification and implementation issues - Develop high coverage and cost-effective test patterns - Post silicon ATE and System level debug support of the test patterns delivered - Optimize test patterns to improve test quality and reduce test costs Qualifications Required: - 3 to 10 years of experience in DFT feature verification (such as JTAG, MBIST, SCAN, fuse, IO-PHY loopback testing) - Strong background in Verilog, SystemVerilog (SV), SVA, UVM verification methodologies, and C++ - Strong debug skills and experience with debug tools such as Verdi - Experience with EDA simulation tools like Synopsys VCS, Cadence NCSIM, Verdi - Experience with scripting languages like Tcl/Perl/Ruby/Python - Working knowledge of Unix/Linux OS, file version control In addition to the preferred experience, having skills in ATE debug, Synthesis, formal/LEC, or power analysis would be a plus. Strong analytical/problem-solving skills, attention to detail, knowledge of STA Constraints for various DFT modes, and excellent written and verbal communication are essential for this role. Your educational background should include a minimum Engineering Degree in Electronics, Electrical, or Computer Science.,

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your C Skills

Practice C coding challenges to boost your skills

Start Practicing C Now
ACL Digital logo
ACL Digital

Information Technology and Services

Palo Alto

RecommendedJobs for You