Design Verification Engineer

0 years

0 Lacs

Posted:23 hours ago| Platform: Linkedin logo

Apply

Work Mode

On-site

Job Type

Full Time

Job Description

  • 5+Yrs of Experience in Verification
  • Own UVM-based constrained-random verification for complex SoC/IP subsystems.
  • Develop testbenches, sequences, scoreboards, and checkers; close coverage (FC/CC/SC).
  • Must have SystemVerilog/UVM, assertions (SVA), functional coverage, and regressions.
  • Experience with bus protocols (AXI/AHB/APB/PCIe), cache/Coherency, and interrupts.
  • Debug with waveforms, CDC/RDC awareness, lint, and formal/property checks.
  • Tools: VCS/Questa/Xcelium, Verdi/DVE, Jenkins/CI, code reviews.
  • Strong scripting (Python/Perl/TCL), Make/CMake, version control (Git).

Work with architects/design/DFT/PD for spec clarification and sign-off

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now

RecommendedJobs for You

bengaluru, karnataka, india