Principal Engineer, ASIC RTL Development Engineering

7 - 11 years

35 - 40 Lacs

Posted:1 day ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

About the Role:

We are seeking a highly experienced and motivated Principal Engineer specialising in

SoC RTL Design

for System-on-Chip (SoC) solutions. As a key technical skill, you will drive the

SoC Architecture, Design, and integration of complex digital systems

, collaborating with cross-functional teams to deliver next-generation semiconductor products.

Key Responsibilities:

  • Define and review

    SoC architecture

    and

    design specifications

    .
  • Develop high-quality RTL which is synthesizable using Verilog/SystemVerilog.
  • Ensure robust design methodologies, including

    lint, CDC, RDC and FC-Elab

    .
  • Drive Cross-Functional Collaboration:

    Partner with SoC Design, Verification, Validation, DFT, Physical Design, Mixed-Signal IP, Foundry, Hardware, Firmware, and Test Engineering
  • Mentor and Inspire:

    Provide technical leadership and mentorship to engineering teams, fostering a culture of innovation, accountability, and continuous improvement.
  • Technical Excellence:

    Drive integration and debug efforts for subsystem and full-chip level. Analyse design trade-offs and guide design optimisations for area, performance, and power.
  • Contribute to IP selection, evaluation, and integration in SoC designs.
  • Communicate with Impact:

    Deliver clear, concise, and transparent project updates to stakeholders, ensuring alignment across all levels.

Qualifications

Required Skills & Experience

  • Bachelor s or Master s degree in

    Electrical/Electronic Engineering

    or related field.
  • 10+ years

    of experience in digital design, with a focus on RTL design for complex SoCs.
  • Deep expertise in

    Verilog/SystemVeri

    log.
  • Strong understanding of SoC architecture, AMBA protocols (

    AXI/AHB/APB

    ), interconnects and peripherals for debug.
  • Experience with

    synthesis, static timing analysis, and DFT

    concepts.
  • Hands-on with EDA tools

    (simulation, lint, CDC, synthesis, formal verification).
  • Proven track record of leading technical teams and delivering successful silicon.
  • Excellent analytical, problem-solving, and communication skills.
  • Passion for innovation and delivering high-quality, scalable solutions.

Preferred Expertise:

  • Experience with high-speed interfaces (

    PCIe, LPDDR5

    , High Speed Memories etc.).
  • Expertise in low-power design techniques and high-speed interfaces.
  • Familiarity with scripting languages (

    Perl, Python, TCL

    ) for design automation.
Participation in silicon bring-up and post-silicon validation

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now
Western Digital logo
Western Digital

Computer Hardware Manufacturing

San Jose CA

RecommendedJobs for You