Posted:15 hours ago|
Platform:
On-site
Full Time
Experience : 7-10 years
Location : Hyderabad
The candidate will be responsible for implementing the place and route of design blocks including floorplanning, placement, clock tree building, routing, timing optimizations, DRC, LVS fixing, IR drop analysis, Formal verification, power intent checks etc . The candidate will also be responsible for block level physical design closure in terms of timing, power, DRC/LVS etc.
Full Chip Floorplan:
Interested,please drop your updated resume to janagaradha.n@acldigital.com
ACL Digital
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
hyderabad
1.0 - 5.0 Lacs P.A.
noida, hyderabad, bengaluru
7.0 - 13.0 Lacs P.A.
noida, uttar pradesh, india
Salary: Not disclosed
hyderabad, telangana, india
Salary: Not disclosed
noida, uttar pradesh, india
Salary: Not disclosed
karnataka
Salary: Not disclosed
bengaluru
Experience: Not specified
3.0 - 7.0 Lacs P.A.
7.5 - 17.5 Lacs P.A.
hyderabad, telangana, india
Salary: Not disclosed
bengaluru, karnataka, india
Salary: Not disclosed