Posted:1 week ago|
Platform:
On-site
Full Time
Experience : 8+ years
Location : Bangalore
Role Overview:
Owns property-based formal verification of the CPU core, pipeline stages, and subcomponents with exhaustive proof goals.
Key Responsibilities:
• Lead formal planning and methodology for control logic, pipelines, and memory subsystems
• Define safety and liveness properties, model check for corner case behavior
• Guide designers in writing formal-friendly RTL and assertions
• Analyze convergence issues, coverage gaps, and create abstraction models
• Integrate formal sign-off into project milestones
Required Skills:
• 8+ years of formal verification experience with CPUs or processors
• Strong with JasperGold, VC Formal, OneSpin or equivalent
• Expertise in SVA/PSL, abstraction modeling, and formal coverage closure
• Strong computer architecture background (pipeline, MMU, interrupt logic)
• Excellent problem-solving, convergence debugging, and documentation skills
Interested,please drop your updated CV to janagaradha.n@acldigital.com
ACL Digital
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Experience: Not specified
Salary: Not disclosed
Bengaluru, Karnataka, India
Salary: Not disclosed
Experience: Not specified
1.8 - 1.8 Lacs P.A.
Salary: Not disclosed
Salt Lake City, Kolkata/Calcutta
Experience: Not specified
0.24 - 0.3 Lacs P.A.
Salary: Not disclosed
Bengaluru
8.0 - 12.0 Lacs P.A.
Bengaluru, Karnataka, India
Salary: Not disclosed
Bengaluru, Karnataka, India
Salary: Not disclosed
4.0 - 7.0 Lacs P.A.