Get alerts for new jobs matching your selected skills, preferred locations, and experience range. Manage Job Alerts
4.0 - 8.0 years
0 Lacs
karnataka
On-site
We are looking for a highly skilled EDA Engineer with expertise in Cadence Virtuoso environments and a profound knowledge of OpenAccess databases, SKILL scripting, foundry PDK/CDK integration, and automation of schematic/layout tools. In this role, you will collaborate closely with AI/EDA development teams to establish seamless design flows and robust automation for our AI-powered analog design platform. Your responsibilities will include developing, maintaining, and optimizing analog/mixed-signal IC design flows in Cadence Virtuoso and related EDA tools. You will also be tasked with creating, modifying, and optimizing SKILL scripts for automating layout, schematic, verification, and design environment tasks. Additionally, you will manage Component Description Format (CDF) parameters and configurations for foundry PDK and CDK components/libraries. A key aspect of the role involves working extensively with the OpenAccess (OA) database API (using C++, Python, Tcl) to read, write, and manipulate design data such as schematic, layout, connectivity, and library information. You will develop automation tools and workflows leveraging OpenAccess to integrate schematic and layout views, support PDK/CDK validation, and assist in design data migration or QA. Troubleshooting issues related to PDK integration, OA database consistency, schematic-layout synchronization, and environment setups will also be part of your responsibilities. Moreover, you will document technical processes, create reusable automation scripts, and contribute to team best practices. Collaboration with AI and software teams to integrate EDA tools into the AI co-pilot platform and support the continuous improvement of design automation is essential. The ideal candidate should have at least 3-8 years of hands-on experience working with Cadence Virtuoso analog/mixed-signal design flows. Strong proficiency in SKILL scripting for automation within Cadence layout and schematic environments is required. Additionally, experience managing and customizing CDF files for parametric device libraries in Cadence is a must. Hands-on experience with the OpenAccess (OA) database API, familiarity with OA schema, and the ability to program in C++, Python, or Tcl to develop tools/scripts that access and modify OA layout and schematic data are essential. A deep understanding of foundry PDK/CDK structures, including parameterized cells, symbols, device models, layout generators, and associated design-rule decks is also required. Experience in automating schematic and library processes using scripting languages (SKILL, Tcl, Python), solid knowledge of schematic editors/viewers, and maintaining schematic-layout synchronization are key skills for this role. Strong UNIX/Linux command-line skills and scripting abilities, experience with version control systems/tools used in EDA environments (Git, SOS, or equivalent), excellent communication skills, and the ability to operate effectively in a startup team environment are crucial. Preferred qualifications include previous work experience at Cadence or semiconductor companies specializing in Virtuoso toolchains, experience with Spectre, ADE simulation, and analog verification flows, understanding of semiconductor process technology and device physics applicable to analog/mixed-signal design, and familiarity with AI/ML integration in design tools. If you are interested in this opportunity, please write to rekha.cxc@careerxperts.com to get connected!,
Posted 1 week ago
4.0 - 8.0 years
0 Lacs
karnataka
On-site
We are looking for a highly skilled EDA Engineer with expertise in Cadence Virtuoso environments and a strong understanding of OpenAccess databases, SKILL scripting, foundry PDK/CDK integration, and schematic/layout tool automation. In this role, you will collaborate closely with AI/EDA development teams to establish seamless design flows and efficient automation for our AI-powered analog design platform. Your responsibilities will include developing, maintaining, and optimizing analog/mixed-signal IC design flows in Cadence Virtuoso and related EDA tools. You will be tasked with creating, modifying, and optimizing SKILL scripts for automating layout, schematic, verification, and design environment tasks. Additionally, managing Component Description Format (CDF) parameters and configurations for foundry PDK and CDK components/libraries will be a crucial part of your role. You will work extensively with the OpenAccess (OA) database API to read, write, and manipulate design data using languages like C++, Python, and Tcl. Developing automation tools and workflows leveraging OpenAccess, integrating foundry PDK/CDK devices, and troubleshooting issues related to PDK integration will be key responsibilities. Moreover, documenting technical processes, creating reusable scripts, and collaborating with AI and software teams for continuous improvement are essential aspects of this role. The ideal candidate should have at least 3-8 years of hands-on experience with Cadence Virtuoso analog/mixed-signal design flows. Strong proficiency in SKILL scripting, experience with OpenAccess database API, and a deep understanding of foundry PDK/CDK structures are required. Knowledge of schematic editors/viewers, UNIX/Linux command-line skills, and experience with version control systems in EDA environments are also necessary. Preferred qualifications include previous work experience at Cadence or semiconductor companies specializing in Virtuoso toolchains, familiarity with Spectre, ADE simulation, and analog verification flows, as well as an understanding of semiconductor process technology and device physics applicable to analog/mixed-signal design. Experience with AI/ML integration in design tools would be a plus. If you believe you have the required skills and experience for this position, please write to rekha.cxc@careerxperts.com to get connected!,
Posted 1 week ago
4.0 - 8.0 years
0 Lacs
karnataka
On-site
As an EDA Engineer, you will be responsible for developing, maintaining, and optimizing analog/mixed-signal IC design flows in Cadence Virtuoso and related EDA tools. Your role will involve creating, modifying, and optimizing SKILL scripts for automation of layout, schematic, verification, and design environment tasks. You will manage Component Description Format (CDF) parameters and configurations for foundry PDK and CDK components/libraries. Working extensively with the OpenAccess (OA) database API, using C++, Python, and Tcl, will be a key aspect of your responsibilities. You will be involved in reading, writing, and manipulating design data, including schematic, layout, connectivity, and library information. Developing automation tools and workflows leveraging OpenAccess to integrate schematic and layout views, support PDK/CDK validation, and assist in design data migration or QA will also be part of your tasks. Troubleshooting issues related to PDK integration, OA database consistency, schematic-layout synchronization, and environment setups will be within your scope. Additionally, you will document technical processes, create reusable automation scripts, and contribute to team best practices. Collaboration with AI and software teams to integrate EDA tools into the AI co-pilot platform and support continuous improvement of design automation is essential. To succeed in this role, you should possess 3-8 years of hands-on experience working with Cadence Virtuoso analog/mixed-signal design flows. Strong proficiency in SKILL scripting for automation within Cadence layout and schematic environments is required. Proven experience managing and customizing CDF files for parametric device libraries in Cadence is also important. Hands-on experience with the OpenAccess (OA) database API, familiarity with OA schema, and the ability to program in C++, Python, or Tcl for developing tools/scripts are necessary skills. A deep understanding of foundry PDK/CDK structures, experience automating schematic and library processes using scripting languages, solid knowledge of schematic editors/viewers, and maintaining schematic-layout synchronization are also vital for this role. Moreover, you should have strong UNIX/Linux command-line skills, experience with version control systems/tools used in EDA environments, excellent communication skills, and the ability to operate effectively in a startup team environment. Preferred qualifications include previous work experience at Cadence or semiconductor companies specializing in Virtuoso toolchains, experience with Spectre, ADE simulation, analog verification flows, understanding of semiconductor process technology, and familiarity with AI/ML integration in design tools. For further information or to express interest in this position, please contact rekha.cxc@careerxperts.com.,
Posted 3 weeks ago
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Accenture
57101 Jobs | Dublin
Wipro
24505 Jobs | Bengaluru
Accenture in India
19467 Jobs | Dublin 2
EY
17463 Jobs | London
Uplers
12745 Jobs | Ahmedabad
IBM
12087 Jobs | Armonk
Bajaj Finserv
11514 Jobs |
Amazon
11498 Jobs | Seattle,WA
Accenture services Pvt Ltd
10993 Jobs |
Oracle
10696 Jobs | Redwood City