1 Ddr 45 Jobs

Setup a job Alert
JobPe aggregates results for easy application access, but you actually apply on the job portal directly.

UST logo
FPGA Validation Engineers and Leads UST

3.0 - 7.0 years

0 Lacs

hyderabad, telangana

On-site

As an FPGA validation engineer at UST, you will be responsible for validating FPGA designs with experience in PCIe 4/5, DDR 4/5, or USB3. Your key responsibilities will include: - Hands-on experience working with DSO and Logic Analyzers - Board-level debugging knowledge required for leads and senior members - Proficiency in embedded C and RTL coding for some team members - Basic knowledge of ARM Cortex-M3 or Risc-V will be helpful If interested, please share your resume to jayalakshmi.r2@ust.com. Regards, Jaya,

Posted 1 week ago

AI Match Score
Apply
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Google Play App Store

Featured Companies

View All Companies